

REFERENCES

- [1] S. Nakamoto. (2008). Bitcoin: A Peer-to-Peer Electronic Cash System. [Online]. Available: <https://bitcoin.org/bitcoin.pdf>
- [2] X. Cao and M. O'Neill, "Application-oriented SHA-256 hardware design for low-cost RFID," in *Proc. IEEE International Symposium on Circuits and Systems*, Seoul, 2012, pp. 1412-1415.
- [3] W. L. Harrison, A. M. Procter and G. Allwein, "Model-driven design & synthesis of the SHA-256 cryptographic hash function in rewire," in *Proc. IEEE International Symposium on Rapid System Prototyping (RSP)*, Pittsburgh, 2016, pp. 1-7.
- [4] M. Padhi and R. Chaudhari, "An optimized pipelined architecture of SHA-256 hash function," in *Proc. IEEE 7th International Symposium on Embedded Computing and System Design (ISED)*, Durgapur, 2017, pp. 1-4.
- [5] S. Suhaili and T. Watanabe, "Design of high-throughput SHA-256 hash function based on FPGA," in *Proc. IEEE 6th International Conference on Electrical Engineering and Informatics (ICEEI)*, Langkawi, 2017, pp. 1-6.
- [6] I. Algreto-Badillo, C. Feregrino-Urbe, R. Cumplido and M. Morales-Sandoval, "FPGA-based implementation alternatives for the inner loop of the Secure Hash Algorithm SHA-256," *Microprocessors & Microsystems*, vol. 37, pp. 750-757, Jun. 2013.
- [7] H. Mestiri, F. Kahri, B. Bouallegue, and M. Machhout, "Efficient FPGA Hardware Implementation of Secure Hash Function SHA-2," *International Journal of Computer Network and Information Security*, vol. 7, pp. 9-15, Dec. 2014.
- [8] *Secure Hash Standard (SHS), N. I. of Standards and Technology*, FIBS PUB 180-4, 2012.
- [9] G. L. Zhang, B. Li, and U. Schlichtmann, "PieceTimer: a holistic timing analysis framework considering setup/hold time interdependency using a piecewise model," in *Proc. 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*, Austin, 2016, pp. 1-8.
- [10] G. L. Zhang, B. Li, Y. Shi, J. Hu, and U. Schlichtmann, "EffTest2: Efficient Delay Test and Prediction for Post-Silicon Clock Skew Configuration Under Process Variations," *IEEE Trans. on CAD of Integrated Circuits and Systems*, vol. 38, pp. 705-718, Apr. 2019.
- [11] G. L. Zhang, B. Li, J. Hu, Y. Shi, and U. Schlichtmann, "Design-Phase Buffer Allocation for Post-Silicon Clock Binning by Iterative Learning," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 37, pp. 392 - 405, Feb. 2018.
- [12] G. L. Zhang, B. Li, M. Hashimoto, and U. Schlichtmann, "Virtualsync: timing optimization by synchronizing logic waves with sequential and combinational components as delay units," in *Proc. 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)*, San Francisco, 2018, pp. 1-6.
- [13] G. L. Zhang, B. Li, B. Yu, D. Z. Pan, and U. Schlichtmann, "Timing Camouflage: Improving circuit security against counterfeiting by unconventional timing," in *Proc. 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, Dresden, 2018, pp. 91-96.
- [14] G. L. Zhang, B. Li, and U. Schlichtmann, "Timing with Virtual Signal Synchronization for Circuit Performance and Netlist Security," in *Proc. 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)*, Hong Kong, 2018, pp. 715 - 718.
- [15] Y. Yao, *SuperScalar RISC Processor Design*. Bei Jing: Tsinghua University Press, 2014, ch. 1.
- [16] L. Dadda, M. Macchetti and J. Owen, "The design of a high speed ASIC unit for the hash function SHA-256 (384, 512)," in *Proc. Design, Automation and Test in Europe Conference and Exhibition*, Paris, 2004, pp. 70-75.



Ruizhen, Wu was born in China, Jan 1st 1986. PhD. The PhD was earned in School of Microelectronics of XIDIAN University, Shaanxi Province, China, in 2014. The major field of study is Asynchronous Circuits design, 5G CODEC and AI. He has worked in Hangzhou, Zhejiang Province, China, since 2014, in the 2012 communication lab of Huawei at first, then Intel iCDG, and Inspur Electronic Information Industry Co.,Ltd now



Xiaoyong, Zhang was born in China, Nov 5th 1980. Bachelor. The first bachelor degree was earned in automation, in School of Marine Science and

Technology, Northwestern Polytechnical University, Shaanxi Province, China, in 2003, and the second bachelor degree was earned in electronic science and technology, in Institute of Microelectronics, Tsinghua University, Beijing City, China, in 2005.

He has worked in Xi'an, Shaanxi Province, China, since 2005, in the wireless department for Infineon Technology at first, and now Biren technology. His current job is SoC HW design manager



Mingming, Wang was born in China, Oct 1st 1986. Master. The Master degree was earned in Computer Application Technology in Xi'an University of posts & Telecommunications, Shaanxi Province, China, in 2011, and the bachelor degree was earned in electronic science and technology, in Xi'an University of posts & Telecommunications, Shaanxi Province, China in 2008.

He has worked in Inspur Electronic Information Industry Co.,Ltd since 2019.



Lin, Wang was born in China, Dec. 1st. 1971. Master of Sci. The master degree was earned in Dept. of Electrical Engineering, Fudan University, Shanghai, China, in 1998. His majority is microelectronics and physics on semiconductor and semiconductor device. He worked in Shanghai Nortel Semiconductor and Broadcom, focusing on communication chip development after his graduation.

He is now the Director of SoC R&D in Inspur Electronic Information Industry Co.,Ltd.