Dynamic Neural Network Accelerator for Multispectral detection Based on FPGA

Xiaotian Wang*†, Letian Zhao*†, Wei Wu*†, Xi Jin*†

* State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China, Hefei, China

†Institute of Microelectronics, Department of Physics, University of Science and Technology of China, Hefei, China

wxtdsg@mail.ustc.edu.cn, zhaolt@mail.ustc.edu.cn, wuw1993@mail.ustc.edu.cn, jinxi@ustc.edu.cn

Abstract—Multispectral detection is an important and challenging task in computer vision. Two-stream architecture is commonly used in multispectral detection, which requires much more computational resources, more on-chip memory, and higher off-chip bandwidth than traditional CNNs. Compared to static neural networks, dynamic networks have advantages in terms of computational efficiency, adaptiveness, etc. In this paper, we propose an efficient dynamic neural network for multispectral detection. Compared with the unoptimized static model, our proposed model reduces computation by 41% and off-chip memory access by 77% on average with less than 1% decrease in mAP. We design cross-layer scheduling for dynamic networks that can fine-tune the fusion model at runtime. We implement a flexible FPGA-based hardware accelerator to evaluate our design. Experiments demonstrate that our dynamic neural network accelerator achieves a maximum 2.7× inference speedup.

Keyword—Corss-layer scheduling, Dynamic Neural Network, FPGA-based accelerator, Multispectral detection



Xiaotian Wang received his B.S. degree in 2017 from University of Science and Technology of China, and he is currently a Ph.D. student in Department of Physics in University of Science and Technology of China, Anhui, China, under the supervision of Prof. Xi Jin. His current research work is mainly on FPGA-based Hardware Accelerator design.



Letian Zhao received his B.S. degree in 2017 from University of Science and Technology of China, and he is currently a Ph.D. student in Department of Physics in University of Science and Technology of China, Anhui, China, under the supervision of Prof. Xi Jin. His current research work is mainly on FPGA-based Hardware Accelerator design.



Wei Wu received his B.S. degree in 2016 from University of Science and Technology of China, and he is currently a Ph.D. student in Department of Physics in University of Science and Technology of China, Anhui, China, under the supervision of Prof. Xi Jin. His current research work is mainly on SSD-based Accelerator design.



Xi Jin received the B.S. degree from University of Science and Technology of China, and he is currently an associate professor in Department of Physics in University of Science and Technology of China, Anhui, China. His research interests include SOC design technology, VLSI design, computer-aided design methodologies for SoC system integration and FPGA-based Hardware structure design.