www.icact.org

TACT Journal Page

Call for Paper

Author Page

Paper Procedure

Paper Submission

Registration

Welcome Message

Statistics

Committee

Paper Archives

Outstanding Papers

Proceedings

Presentation Assistant

Hotel & Travel Info

Photo Gallery

FAQ

Member Login

Scheduler Login

Seminar

Archives Login

Sponsors

Online Q&A Session


Paper Number	Author:
Paper Title
Keyword
Q&A Number	**Select your question number !!
Questioner eMail:
Question	Hi, Can these methods be useful in fifth-generation Wifi testing? Would they save cost if implemented in current fifth generation wifi? Thank you.
Answer by Author	Dear Sir, Thanks for your question, and the answer is YES. Actually we had developed our core Wi-Fi VSG/VSA s/w series including Wi-Fi a, b, g, n, ac, and ax, and all of them are based on the SDR architecture. For cost reduction, one can choose the compatible SDR platform to build up the test platform, but note that the SDR platform must meet the Wi-Fi specification. For example, the maximum bandwidth of the Wi-Fi a/g is 20MHz, 40MHz for Wi-Fi n, and 160MHz for Wi-Fi ac and ax.

Save Q&A
* Edit or answer any Q&A by selecting Q&A number Hyper Link below + Write button (Save)

ICACT20230156 Question.1 Questioner: rchataut@fitchburgstate.edu 2023-02-25 오후 4:02:56	ICACT20230156 Answer.1 Answer by Auhor s1078601@mail.yzu.edu.tw 2023-02-25 오후 4:02:56 Chrome Click!!
Hi, Can these methods be useful in fifth-generation Wifi testing? Would they save cost if implemented in current fifth generation wifi? Thank you.	Dear Sir, Thanks for your question, and the answer is YES. Actually we had developed our core Wi-Fi VSG/VSA s/w series including Wi-Fi a, b, g, n, ac, and ax, and all of them are based on the SDR architecture. For cost reduction, one can choose the compatible SDR platform to build up the test platform, but note that the SDR platform must meet the Wi-Fi specification. For example, the maximum bandwidth of the Wi-Fi a/g is 20MHz, 40MHz for Wi-Fi n, and 160MHz for Wi-Fi ac and ax.
ICACT20230156 Question.2 Questioner: s1068601@mail.yzu.edu.tw 2023-02-25 오후 4:03:26	ICACT20230156 Answer.2 Answer by Auhor s1078601@mail.yzu.edu.tw 2023-02-25 오후 4:03:26 Chrome Click!!
Thank you for presenting your wonderful research. If need to consider the overall operation time, do you have any suggestions?	Hi, thanks for your question. The analysis time is definitely a critical issue on testing and verification. In our research, we use some parallel computation techniques to improve the analysis time, a single analysis is less than 0.1 sec. Further more, there are some techniques to improve the speed like GPU acceleration and FPGA implementation.