Virual Oral Presentation Slide by Slide

IEEE/ICACT20220395 Slide.08        [Big Slide]       [YouTube]	Oral Presentation
	The real-time hardware-in-the-loop simulation architecture considered in this paper is here. This architecture is mainly composed of QualNet simulator, Protocol Conversion Module (PCM), Real-time Digital Simulator(RTDS), Dynamic Cyber Attack Module (DCAM) , Real-Time User Interface (RTUI) and physical equipment module. Each part cooperates with each other co-ordinately, and plays their respective roles. The approach proposed in this paper focuses on DCAM and RTUI.

[Go to Next Slide]

Select Voice: Virtual Oral Presentation!!