Now 6007 visitors
Today:0 Yesterday:0
Total: 151854 286S 69P 26R
2026-11-12, Week 46
Member Login
TACT Journal Homepage
Author Homepage
Call for Paper
Paper Procedure
Paper Submission/Update
Invoice/Registration
CRF Submission/Update
Find My Paper
Statistics & History
Welcome Message
Committee
FAQ
Paper Archives
Outstanding Papers
Program & Proceedings
Presentation Platform
Hotel & Travel Info
Photo Gallery
Scheduler Login
Seminar
Archives Login
Sponsors




















IEEE/ICACT20210161 Question.2
Questioner: lijingwei10@huawei.com    2021-02-07
IEEE/ICACT20210161 Answer.2
Answer by Auhor angie_teo236@hotmail.com   2021-02-07
Silicon core width is recommended to be set at around 500nm in order to achieve a good compromise between effective index and polarizations, which system can benifit in this compromise? In terms of Effective Index, the higher the width, the higher the effective index. However, higher width may introduce higher order TE and TM polarized modes. So, 500 nm is a good compromise to get better index but avoid higher order TE and TM polarized modes.

Select Voice