Now 64 visitors
Today:538 Yesterday:849
Total: 9004 1S 0P 0R
2025-05-14, Week 20
TACT Journal Page
Call for Paper
Author Page
Paper Procedure
Paper Submission
Registration
Welcome Message
Statistics
Committee
Paper Archives
Outstanding Papers
Proceedings
Presentation Assistant
Hotel & Travel Info
Photo Gallery
FAQ
Member Login
Scheduler Login
Seminar
Archives Login
Sponsors


















Virual Oral Question and Answer
IEEE/ICACT20230156 Question.2
Questioner: s1068601@mail.yzu.edu.tw    2023-02-25 ¿ÀÈÄ 4:03:26 		IEEE/ICACT20230156 Answer.2
Answer by Auhor s1078601@mail.yzu.edu.tw   2023-02-25 ¿ÀÈÄ 4:03:26
Thank you for presenting your wonderful research. If need to consider the overall operation time, do you have any suggestions? Hi, thanks for your question. The analysis time is definitely a critical issue on testing and verification. In our research, we use some parallel computation techniques to improve the analysis time, a single analysis is less than 0.1 sec. Further more, there are some techniques to improve the speed like GPU acceleration and FPGA implementation.

Select Voice