Accelerating Eulerian Video Magnification Using FPGA

Kening Zhang*, Xi Jin*, An Wu*

*Department of Physics, University of Science and Technology of China, Hefei, China kning04@mail.ustc.edu.cn, jinxi@ustc.edu.cn, wuan@mail.ustc.edu.cn

Abstract—Video magnification can amplify and display the subtle motions that are impossible to see with our naked eyes. However, it's time consuming for CPU processing video magnification with high resolution. We propose a FPGA-based solution to Laplacian pyramid, temporal filter and pyramid reconstruction algorithm of the video magnification. The paper processes all pyramid levels and temporal filter with parallel and pipeline architecture. With the reconfigurable feature of FPGA, the temporal filter can be reconfigured which are all customizable by the user. We implement the whole video magnification system on Xilinx Kintex-7 FPGA board. When we process 1920×1080 video, the result shows that the hardware system is obviously speedup versus Eulerian Video Magnification on Intel i5 core.

Keyword—Eulerian Video Magnification; FPGA; Laplacian pyramid; subtle motions; motion magnification



Kening Zhang received his B.S. degree in 2014 from School of Chang'an University, Shaanxi Province, China, and he is currently a M.S. student in Department of Physics in University of Science and Technology of China, Anhui, China, under the supervision of Prof. Xi Jin. His current research work is mainly on FPGA-based Hardware Accelerator design and image processing.



Xi Jin received the B.S. degree from University of Science and Technology of China, Anhui, China, and he is currently an associate professor in Department of Physics in University of Science and Technology of China, Anhui, China. His research interests include SOC design technology, VLSI design, computer-aided design methodologies for SoC system integration and FPGA-based Hardware structure design.



An Wu received his B.S. degree in 2011 from School of Anhui University, Anhui province, China, and he is currently a Ph.D. student in Department of Physics in University of Science and Technology of China, Anhui, China, under the supervision of Pr of. Xi Jin. His current research work is mainly on SoC design technology, VLSI design and FPGA-based Hardware Accelerator design