## Operating Frequency Improvement on FPGA Implementation of a Pipeline Large-FFT Processor

Ting-wai Siu, Chiu-Wing Sham and F.C.M. Lau\*#, Fanlu Mo\*, Wai M. Tam\* and Chiu-Wing Sham\*

\*Department of Electronic and Information Engineering, Hong Kong Polytechnic University, Hong Kong #The Hong Kong Polytechnic University Shenzhen Research Institute encmlau@polyu.edu.hk

*Abstract*— Requirement of large N-point FFT is found in niche areas such as astrophysics and radar applications. In recent years, there have been applications of large N-point FFT in consumer automotive radar, software-defined radio and ultra-wideband spectrum scanning, etc. The challenges are the processing speed and the cost involved. In this paper, circuit complexity reduction in FPGA implementation of large N-point Radix-22 Fast Fourier Transform (FFT) with single-path delay feedback architecture is reported. Memory requirement of the FFT in the FPGA consists of two parts, the RAM data storage of the feedback in each stage of the data flow and the twiddle factors prepared as ROM for each complex multiplication. Through address rearrangement, the ROM sizes for the twiddle factors are significantly reduced with the removal of redundancy. The reduction ratio is about 1/3(log4N-1). In the FPGA implementation, special control logic is introduced to cope with the uneven data flow pipeline caused by the outputs of the feedback registers and the twiddle factor multiplications. The operation processes of the FFT are designed and spread among the clock cycles. As a result, the signal critical path is reduced and the system clock frequency is increased. The proposed architecture is validated by the implementations of 1K and 4K Radix-22 FFTs in an Altera Cyclone IV FPGA, EP4CGX22, which is the second lowest capacity FPGA of the low cost series. For the 1K- and 4K-point FFTs, the operating frequencies are 231.11 MHz and 215.75 MHz, respectively, approaching 250 MHz which is the speed limit of the I/O ports of the FPGA.

## Keyword— Fast Fourier Transform, FPGA



Francis C. M. Lau received the BEng (Hons) degree in electrical and electronic engineering and the PhD degree from King's College London, University of London, UK, in 1989 and 1993, respectively. He is a Professor and Associate Head at the Department of Electronic and Information Engineering, The Hong Kong Polytechnic University, Hong Kong. He is also a Fellow of IET and a Senior Member of IEEE.

He is the co-author of Chaos-Based Digital Communication Systems (Heidelberg: Springer-Verlag, 2003) and Digital Communications with Chaos: Multiple Access Techniques and Performance Evaluation (Oxford: Elsevier, 2007). He is also a co-holder of four US patents and one pending US patent. He has published over 250 papers. His main research interests include channel coding, cooperative networks, wireless sensor networks, chaos-based digital communications, applications of complex-network theories, and wireless communications. He was the Chair of Technical Committee on Nonlinear Circuits and Systems, IEEE Circuits and Systems Society. He served as an associate editor for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II in 2004-2005 and IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS MAGAZINE (2012-2015). He has been a guest associate editor of INTERNATIONAL JOURNAL AND BIFURCATION AND CHAOS since 2010 and an associate editor of IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II since 2016.