

# A Pipelined Division for Fixed Operation Using User-defined Floating Point

Pengfei Yang\*, Daolu Zha\*, Xi Jin\*

\* *Department of Physics, University of Science and Technology of China, Hefei, Anhui Province, China*  
yangpf@mail.ustc.edu.cn, ustczdl@mail.ustc.edu.cn, jinxi@ustc.edu.cn

**Abstract**—A pipelined division arithmetic for fixed operation using user-defined floating point is proposed in this paper. Division operation is difficult in fixed operation, the dividend  $A$  is firstly converted into user-defined floating point, then the inverse is implemented in the inverter unit.  $B/A$  will complete with a fixed multiplication. Linear approximation theory and Newton-Raphson iteration are used in inverter unit.

The major advanced of this arithmetic is that it easily combines with fixed operation, we can proposed user-defined floating point according to the range of dividend  $A$  and the accuracy can easily acquire. In this paper, inverter unit for  $A$  range to  $[0.5, 2)$  with 23 decimal bits is designed. It is compiled and implemented both on FPGA and Synopsys Design Compiler.

**Keywords**—division, linear approximation, Newton-Raphson iteration, FPGA, Synopsys Design Compiler



**Pengfei Yang** received his B.S. degree from University of Science and Technology of China, and he is currently a M.S. student in Department of Physics in University of Science and Technology of China, Anhui, China, under the supervision of Prof. Xi Jin. His current research work is mainly on image processing.



**Daolu Zha** received his Bachelor degree in Applied Physics from University of Science and Technology of China. Currently, he is pursuing a Ph.D. degree of Microelectronics and solid electronics in University of Science and Technology of China. His current research interests include computer vision, multimedia analysis and SoC design.



**Xi Jin** received the B.S. degree from University of Science and Technology of China, Anhui, China, and he is currently an associate professor in Department of Physics in University of Science and Technology of China, Anhui, China. His research interests include SOC design technology, VLSI design, computer-aided design methodologies for SoC system integration and FPGA-based Hardware structure design.