## Efficient FPGA Architecture for DPDK Flow Rules Processing

Vo Thanh Van, Nguyen Phu Lam, Nguyen Nhat Truong, Nguyen Quang Phuong, Vu Tuan Duc, Le Ngoc Toan

> Viettel High Technology Industries Corporation, Viettel Group, Vietnam {vanvt21, lamnp8, truongnn18, phuongnq5, ducvt, toanln3}@viettel.com.vn

Abstract—With the development of the Internet, the number of connected devices and the amount of transferred data increase annually leading to more complex network applications and limitations in data processing speed. The Data Plane Development Kit (DPDK) addresses these challenges by optimizing packet processing for high-speed network applications, including offloading processing tasks to Network Interface Cards (NICs) hardware using the rte\_flow interface, which allows configuration of NICs offloads with specific flow rules. However, with the increasing complexity of network applications, the number of rules used is also growing rapidly, and more complexity. This presents a challenge for building and developing network systems capable of efficiently handling a large number of rules. This paper presents an architecture for processing the rte\_flow interface using FPGA-based Smart NICs to leverage the reprogrammable capabilities of hardware accelerators. The architecture uses Ternary Content-Addressable Memory (TCAM) to reduce the key size in the rule tables, significantly increasing the number of rules and rule tables supported by the FPGA. Additionally, a custom DPDK driver (named VTL driver) is developed to manage and implement algorithms aimed at optimizing the number of rules in the hardware. To evaluate our proposed architecture, the Alveo U200 FPGA-based accelerator card is used to implement these features including 8 receive rule tables and 1 transmit rule table per ethernet port. Each table supports up to 2048 wildcard matches and 16384 exact match entries. The system achieves a network throughput of 100 Gbps per port and a rule insert rate of 204 million rules per second. These results significantly enhance hardware acceleration efficiency in networking.

Keyword—NIC, smartNICs, rte\_flow, FPGA, DPDK, Offload, Wildcard match, Exact match, TCAM



**Vo Thanh Van** received the Engineer degree in electronics and telecommunication from Da Nang University of Technology (DUT), Vietnam, in 2014, and the M.S. degrees from the Electronic and Telecommunication Department, DUT, Vietnam in 2017. He is currently a FPGA Engineer at Viettel High Technology Industries Corporation, Viettel Group, Vietnam. His current research interests include hardware accelerators, high speed communication, high frequency signal processing.



**Nguyen Phu Lam** received the Engineer degree in electronics and telecommunication from Da Nang University of Technology (DUT), Vietnam, in 2014. He is currently a FPGA Engineer at Viettel High Technology Industries Corporation, Viettel Group, Vietnam. His current research interests include hardware accelerators, SDN.

**Nguyen Nhat Truong** received the Engineer degree in electronics and telecommunication from Da Nang University of Technology (DUT), Vietnam, in 2014. He is currently a Firmware Engineer at Viettel High Technology Industries Corporation, Viettel Group, Vietnam. His current research interests include hardware accelerators, network monitoring.

**Nguyen Quang Phuong** received the Engineer degree in embedded system from Da Nang University of Technology (DUT), Vietnam, in 2023. He is currently a FPGA Engineer at Viettel High Technology Industries Corporation, Viettel Group, Vietnam. His current research interests include hardware accelerators.



**Vu Tuan Duc** received the Engineer degree in information technology from HaNoi University of Science and Technology, Vietnam, in 2004. He currently serves as the Director of Technology Engineering Center at at Viettel High Technology Industries Corporation, Viettel Group, Vietnam.

**Le Ngoc Toan** received the Engineer degree in electronics and telecommunication from HaNoi University of Science and Technology, Vietnam, in 2009. He is currently the head of DPI Department at Viettel High Technology Industries Corporation, Viettel Group, Vietnam. His current research interests include fast-path processing, DPDK, networking.